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Abstract— Systems on Reconfigurable Chips contain rich 
resources of logic, memory, and processor cores on the same 
fabric. This platform is suitable for implementation of 
Evolvable Reconfigurable Hardware Architectures (ERHA). It 
is based on the idea of combining reconfigurable Field 
Programmable Gate Arrays (FPGA) along with genetic 
algorithms (GA) to perform the reconfiguration operation. 
This architecture is a suitable candidate for implementation of 
early-processing stage operators of image processing such as 
filtering and edge detection. However, there are still 
fundamental issues need to be solved regarding the on-chip 
reprogramming of the logic. This paper presents a framework 
for implementing an evolvable hardware architecture for edge 
detection on Xilinx Virtex–4 chip. Some preliminary results 
are discussed. 
I. INTRODUCTION 
Computer vision systems use image processing methods 
that are highly dependent on edge detection techniques [1]. 
The edge detection operators normally take significant 
amount of the computational time consumed by these 
systems. Several approaches had been developed in research 
in an effort to optimize the edge detection operation such as, 
the use of neural networks [2] or fuzzy-based approaches [3]. 
Other researchers focused on hardware implementation of 
edge detection algorithms [4, 5, 6]. Filed Programmable Gate 
Arrays (FPGAs) are the preferable hardware platform 
targeted for such implementations because of their rich 
resources of reconfigurable elements, general purpose 
processors, and the presence of memory on a single chip.  
The framework represented here is based upon using the 
on-chip embedded processor to execute any Genetic 
Algorithm (GA) of choice and generate the best suitable 
configuration of the programmable elements of the same 
chip. This results in an Evolvable Reconfigurable Hardware 
Architectures (ERHA). This class of architectures 
dynamically changes its behavior to adapt to changes in the 
surrounding environment [7]. 
Such an environment is suitable for implementation of 
early-processing operators (e.g. edge detection) because of 
the complexity of the data set they operate on, the non-ideal 
image capture systems, and the execution time taken by the 
repetition nature of such algorithms.  
II. EVOLVABLE RECONFIGURABLE HARDWARE 
A. Filed Frogramable Gate Array Architecture 
The architectural features of the Xilinx FPGA Virtex–4 
device [8] are shown in Figure 1. The FPGA fabric contains 
the following various configurable elements: 
• Configuration logic Blocks (CLBs) that provide 
combinatorial and sequential logic as well as 
distributed memory. 
• Reconfigurable I/O blocks (IOBs) that provide the 
interface between the package pins and the CLBs. 
• Block RAM modules that provide flexible dual-port 
RAM and optional FIFO logic. 
• DSP slices with fast dedicated multipliers, adders, 
and accumulators. 
• Digital Clock Manager (DCM) that facilitate clock 
calibration and distribution. 
In addition to these modules, the FPGA provides two 
industry-standard embedded IBM PowerPC 405 RISC CPU 
cores [9]. Each of them possesses the following features: 
• Standard 5-stage data-path pipeline. 
• 32x32-bit general purpose registers. 
• Two separate instruction and data caches. 
• Memory management unit for virtual memory and 
RTOS implementation. 
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• Instruction and data on-chip memory (OCM) 
controllers interface directly to the embedded block 
RAM. 
• Processor local bus (PLB) interface and support for 
the IBM CoreConnectTM bus architecture.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
B. Genetic Algorithms and Evolvable Hardware 
Genetic algorithms are one of the evolutionary 
computational techniques used for developing evolvable 
hardware [10]. This class of algorithms use techniques 
inspired by evolutionary biology such as mutation, selection, 
and crossover [11]. A set of candidate solutions, a population 
represented as a bit stream, must be present before executing 
the algorithm. Each candidate solution within the population 
is referred to as a chromosome. These candidate solutions 
undergo a process of evaluation, selection, and reproduction 
to select the best-fit chromosomes to specific constraints 
provided by the fitness function. These resultant 
chromosomes are used as a programming bit stream for the 
FPGA to generate the desired evolvable hardware 
architecture as depicted in figure 3.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    
 
III. EDGE DETECTION ARCHITECTURE 
A. Edge Detection Operators 
Edge detection is an important step in all image 
processing systems. Several approaches had been developed 
in the literature for software implementation [1].  The Sobel 
operator [12] is a simple gradient-based operator that is 
commonly used and is immune to noise. When this 
algorithm is implemented in evolutionary hardware, the 
search process is done quickly and efficiently reducing the 
computation cost which is the major problem with its 
software-based counterpart.  
The Sobel edge detection method separately process 
vertical and horizontal edges using two convolution gradients 
defined as: 
 
 
 
After these gradients are convoluted with the original image, the 
required edge information can then be calculated using the 
formula: 
 
And the edge image is obtained after applying a threshold value. 
Figure 1.  Key features of the Virtex–4 FPGA 
Figure 2.  PowerPC 405 architecture 
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Figure 3.  Conceptual diagram of evolvable hardware architecture 
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B. Image Operator Evolutionary Design 
The current evolution process shown in figure 4 is used 
to develop the best acceptable design configuration. In this 
process, an initial configuration represented by a set of 
chromosomes stored in an array of registers is selected. This 
configuration is evaluated using a fitness value calculated 
using the outputs of a pre-specified set of inputs; and the 
threshold. The process is repeated for all other configurations 
in the initial population and a new better population is 
generated. After a number of iterations, the best fit design 
configuration is obtained. The genetic algorithm described 
above uses mutation and crossover operations to generate the 
new population. 
 
IV. EXPERIMENTAL RESULTS  
An initial experiment is developed that include the 
implementation of the proposed algorithm on the on-chip 
processor to generate the edge detector design described 
above. The resulted configuration bit stream was extracted 
from the PowerPC and externally downloaded to the chip 
using the Xilinx ISE toolset since the current available 
configuration technology does not yet allow automatic 
reconfiguration of FPGAs. The proposed design performance 
in terms of function and speed is currently under 
investigation using a test benchmark image, Lena shown in 
figure 5, of size 128x128. Figure 6 shows the edge image. 
 
 
 
 
 
Preliminary results show a strong convergence to the 
sharpest edges in the image while almost eliminating the 
identification of weak edges. Modification to the mutation 
process is needed to maintain such weak edges. However, 
the identified edges are the most significant ones and as in 
the case of all edge detectors, not all edges are identified.  To 
conserve time, while original image pixel values were 
initially being stored in memory, the preloaded algorithm 
starts generating and processing the chromosomes. 
Currently, an estimation of resource utilization from the 
synthesis report is being calculated 
V. CONCLUSIONS AND FUTURE WORK 
A framework for designing and implementation of an 
edge detection operator using ERHA had been presented. 
The framework is based upon using operators from genetic 
algorithms to develop the configuration bit stream for the 
FPGA. While the results had not been yet compared to other 
systems’ outputs, preliminary experiment had been created 
and edges had been identified correctly. 
 Future work includes comparing the resulted edges with 
those of an optimized version of the proposed edge detection 
method simulated in a software tool, such as Matlab. Also 
different images need to be tested to further strengthen the 
conclusion about the proposed design. Although the current 
commercially available hardware chips do not allow a 
complete on-chip reconfiguration, partial configuration is 
feasible using the selected implementation platform. 
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Algorithm: Evolution 
Input: P: parameters of the initial edge 
detector including the threshold 
 N: number of configurations 
Output: final configuration bitstream 
• generate an initial configuration  
• while (not N) and (P is not satisfied) 
 Evaluate  each configuration Ni 
 Generate a configuration Ni+1 
 Sort configurations 
• end while
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.  The evolution algoithm 
 
Figure 5.  Original image 
 
Figure 6.  Edge image 
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